

The Selector-Tree Network: A New Self-Routing and Nonblocking Interconnection Network

Tripti Jain, Klaus Schneider, and Anoop Bhagyanath

Embedded Systems Group
Department of Computer Science
University of Kaiserslautern

ReCoSoC, 2016


Outline

- 1 Introduction
- 2 Selector-Tree Network
- 3 Complexity Analysis
- 4 Conclusions

Interconnection Network

an idealized interconnection network:

- takes a set of n input ports labeled $0, \dots, n - 1$ and
- sets up connections between them and a set of m output ports $0, \dots, m - 1$
- with the connections determined by control signals



Interconnection Network

an interconnection network can be either single-stage or multi-stage

- **single-stage:**

- the individual control boxes set up to n times to get data from one node to another
- data may have to pass through several PEs to reach its destination, e.g., mesh interconnection, hypercube, etc.

- **multi-stage:**

- several sets of switches in parallel
- data only needs to pass through several switches, not several processors, e.g. Benes network, Omega network, butterfly network, etc.

Interconnection Networks

establishing connections

- *self-routing*: target address determines the unique route
- *nonblocking networks*:
two arbitrary components can be connected without affecting existing connections
- *rearranging networks*:
two arbitrary components can be connected by rearranging existing connections
- *blocking networks*: if certain connections exclude certain other connections


Multistage Networks

networks	self-routing	nonblocking	rearranging
Omega	✓	×	×
butterfly	✓	×	×
flattened butterfly	✓	×	×
Benes network	×	✓	✓

Selector-Tree Network

- a self-routing and nonblocking interconnection network
- *nonblocking*: capable of routing any permutation of its n inputs to its n outputs
- *self-routing*: target addresses define the conflict-free routes
- no additional set-up time
- predictable real-time behavior

Topology



- general idea:
 - first forward addresses to the right halves
 - then recursively route the generated sub-permutations
- green modules (comparators):
route to either lower or upper half
- orange modules (selectors):
select valid inputs and forward them to outputs

Implementation of the Selector Modules

two possible implementations

- sequential implementation: minimum work
- parallel implementation: minimum time

Sequential Algorithm

```

module SeqSel([n]bool ?v,[n]nat ?m_in,
               [n/2]nat m_out) {
  nat j;
  j = 0;
  for(i=0..n-1) {
    if(v[i]) {
      next(m_out[j]) = m_in[i];
      next(j) = j+1;
    }
    pause;
  }
}

```

- *idea*: determine the $n/2$ valid inputs and forward them in any order to its outputs
- $m_in[0..n-1]$: n incoming messages
- $v[0..n-1]$: valid bits
- $m_out[0..n/2-1]$: $n/2$ output messages
- scan the input array v and copies an entry $m_in[i]$ to $m_out[j]$ whenever $v[i]$ holds
- computation can be done in n steps with $O(n)$ work

Parallel Algorithm – Step 1: Parallel Prefix Sum

```

module ComputeOnes([n]nat ?v,[n]nat o) {
  for(i=0..n-1)
    o[i] = v[i];
  for(i=0..log(n)-1) {
    for(j=exp(2,i)..n-1) {
      next(o[j]) = o[j] + o[j-exp(2,i)];
    }
    p1: pause;
  }
}


```

- based on parallel prefix sum

- compute $o[i] = \sum_{j=0}^i v[j]$

- $o[i]$ is the number of 1s in array v left to index i or at i
- can be done in $\log(n)$ steps with $O(n \log(n))$ work
- with a little more effort reduction to $O(\log(n))$ work is possible

Parallel Algorithm – Step 1: Example



j	0	1	2	3	4	5	6	7
v[j]	0	0	1	0	1	1	0	1
i=0	0	0	1	0	1	1	0	1
i=1	0	0	1	1	1	2	1	1
i=2	0	0	1	1	2	3	2	3
ones[j]	0	0	1	1	2	3	3	4

$$\blacksquare v = [v_0, \dots, v_7] = [0, 0, 1, 0, 1, 1, 0, 1]$$

Parallel Algorithm – Step 2: Output Assignment

```
module ParSel([n]nat ?o, [n]bool ?v,  
             [n]nat ?m_in, [n/2]nat m_out){  
  for(i=0..n-1)  
    if(v[i])  
      next(m_out[o[i]-1]) = m_in[i];  
}
```

- *idea*: compute the indices that hold the valid messages
- $o[i] - 1$ is the index of the output array where the valid message $m_in[i]$ has to be stored
- scan the array in parallel and assign $m_in[i]$ to $m_out[o[i] - 1]$
- computation can be done in 1 step with $O(n)$ work

Complexity Analysis

consider the following measures:

- *depth*: length of the longest path through combinational gates
- *size*: number of gates
- *cycles*: number of hardware cycles
- *time*: $\text{Time}(n) = \text{Cycles}(n) \cdot \text{Depth}(n)$
- *work*: number of actions processed, i.e., $\text{Work}(n) \leq \text{Cycles}(n) \cdot \text{Size}(n)$

Complexity Results

	SeqSel module	SeqSel network	ParSel module	ParSel network
time	$O(n)$	$O(n)$	$O(\log(n))$	$O(\log(n)^2)$
cycles	$O(n)$	$O(n)$	$O(\log(n))$	$O(\log(n)^2)$
size	$O(1)$	$O(n)$	$O(n^2 \log(n))$	$O(n^2 \log(n))$
work	$O(n)$	$O(n \log(n))$	$O(n^2 \log(n))$	$O(n^2 \log(n))$

Conclusions

- a new self-routing and nonblocking interconnection network
- predictable real-time behavior
- two alternatives for selector module implementation
 - sequential
 - parallel
- sequential version is slower compared to the parallel version that requires $O(\log(n)^2)$ time
- parallel implementation is not work efficient
- two alternatives can be combined to achieve optimal networks for particular sizes

Questions?

