Synthesis of Distributed Synchronous Specifications to SysteMoC

Mohamed Ammar Ben Khadra
TU Kaiserslautern
ammar@rhrk.uni-kl.de

Yu Bai
TU Kaiserslautern
bai@cs.uni-kl.de

Klaus Schneider
TU Kaiserslautern
schneider@cs.uni-kl.de

Abstract

Heterogeneous multi-core embedded systems are being increasingly used to meet performance requirements of modern applications. However, meeting the often stringent demands for correctness, resource utilization, and real-time response in a complex concurrent software is challenging. Model-based design is a widely accepted methodology to meet such requirements where a functional model of the system is developed independently from its architectural model. In that regard, functional models developed in synchronous languages have been successfully used for synthesis of hardware circuits and sequential software. However, significant work on distributed software synthesis from synchronous languages remains only theoretical.

We discuss a semantics-preserving synthesis procedure for elastic networks (a common representation of distributed synchronous specifications) to SysteMoC which is an actor-oriented modeling library based on SystemC. Hence, we not only demonstrate a potential simulation platform that can be used to improve the existing theory, but we also make a step towards a formal model-based design flow that combines synchronous and actor-oriented Models of Computation (MoC). Additionally, we discuss some experimental results based on our implementation of the synthesis procedure.

1. Introduction

Meeting the ever increasing demands for more processing power in many embedded systems is challenging. Compared to traditional software, concerns of embedded software designers go beyond developing concurrent software that can take advantage of the available hardware parallelism. Actually, the real challenge lies in meeting non-functional system requirements including correctness, resource utilization, and real-time response. To this end, model-based design is regarded by many as a promising approach to meet such stringent requirements where a functional model of the system is developed independently from its target architecture. That allows designers to focus on core functional issues without being distracted by architecture specific issues. That also enables re-using the same functional model across different target architectures. After validating the functional model, designers proceed with the synthesis phase where the design space is explored to find
a suitable software mapping and scheduling strategy. Additionally, hardware synthesis should be considered too for a comprehensive model-based design approach.

We identify some key properties that need to be satisfied in an ideal functional model. (P1) formal verifiability which is mandatory for safety-critical applications. However, it is also increasingly important for other applications due to software complexity. (P2) composability where the model can be analyzed and composed in a modular manner from existing models. (P3) analyzability for early estimation of non-functional system properties. (P4) expressiveness in a wide range of application domains including data-dominated as well as control-dominated applications. Additionally, hybrid system modeling is increasingly important with prevalence of cyber-physical systems. Finally, (P5) synthesizability such that the generated software is efficient, semantics-preserving, and satisfies the non-functional requirements of the system. Unfortunately, improving P5 mandates improving P3. In turn, that typically comes at the cost of reducing support for one or more of the other properties. For example, adhering to a restricted MoC such as static dataflow networks [LM87] improves P3 at the cost of reducing model expressiveness in P4. Those limitations have been acknowledged in projects like Ptolemy II [EJL+03] which focused on formal composition of multiple MoCs to achieve higher expressiveness.

Synchronous languages [BCE+03] have emerged since early eighties to address the specification issues of reactive systems. They are based on a simple MoC hypothesis of perfect synchrony where the execution of the system is divided into discrete reaction steps called macro-steps. In each macro-step, the system reads all inputs, executes a finite number of micro-steps, and finally produces outputs w.r.t. internal system state. All micro-steps are executed in the same variable environment i.e. a variable can take only one value in a macro-step. Micro-steps are assumed to consume no time, and time advances to the next macro-step after all micro-steps are finished. They offer key advantages over traditional programming languages including deterministic concurrency and explicit modeling of time. Time is essential for improved analyzability [Lee09] and it can be used for, e.g., WCET analysis [LS03]. Moreover, they enable designers to associate different computation costs with different macro-steps through clock-refinement [GBS13]. Hence, early estimations of resource utilization can be conducted.

Simplicity of the synchronous hypothesis provides easier reasoning about system behavior. Additionally, the sound formal basis and lock-step composition of synchronous modules enable more efficient formal verification since asynchronous concurrent behaviors should not be considered. Hence, synchronous languages already satisfy properties P1 and P2 to a large extent and provide many interesting properties for P3. However, their main application domain was memory-bounded control-dominated applications. That is demonstrated with commercial successes for Esterel [Ber98] and Lustre [HCRP91] in efficient synthesis of real-time uni-processor software as well as hardware. In that respect, work on distributed software synthesis, also known as desynchronization, for multicore processors and distributed environments like automotive software, is still an active area of research.

All events in a synchronous model are synchronized and totally ordered w.r.t a global clock and communication takes zero-time. Obviously, that is an ideal assumption that cannot be efficiently realized in practice. Hence, many desynchronization approaches have been proposed in the literature to relax perfect synchrony while preserving the original semantics (see [Gir05] for a good survey). Among the proposed techniques are endo/isochronous distribution [BCL00] and efficient communication through polychrony [LTL03]. In that regard, there is a lack of suitable simulation tools that help in exercising and improving that body of theoretical knowledge.
We discuss in this paper a semantics-preserving synthesis procedure for elastic networks, an abstract distributed synchronous specification that consists of synchronous modules (SM) that communicate over synchronous channels (SC). Elastic networks are the first refinement step of perfect synchrony where computations are still synchronized while communication over SC takes time in the form of an integer number of clock cycles. The term has been adopted from elastic circuits [CCKT09] since they both share the same ‘view’ of the system. Hence, elastic network optimizations can be directly transferred to their hardware counterparts. We avoid the term synchronous data-flow since it is often confused with static dataflow networks [LM87]. Formally,

**Definition 1.** A synchronous module is a tuple \((P, L, CF, DF)\) where \(P\) is a set of input and output ports \(P = I \cup O\). \(L\) is the set of local variables which define the state of the module. \(CF\) and \(DF\) define the list of control-flow and data-flow guarded actions respectively.

**Definition 2.** A synchronous channel is a tuple \((sP, dP, D, C, T)\) where \(sP\) and \(dP\) are SM that are the source and destination port, respectively. \(D\) is minimum token delay. \(C\) is the maximum capacity of the channel. \(T\) is the supported token type which can be basic, e. g. integer, or aggregate.

We used guarded actions to characterize SMs. Basically, a guarded actions consists of an action, usually an assignment operation, that is not executed until its associated boolean guard is satisfied. More on guarded actions has been provided in Section 2. An SC is a FIFO capable of holding tokens (valid data) and bubbles (empty). At each clock tick, a token can advance iff the item in the next FIFO cell is a bubble. That creates back-pressure on producing SM to stop if a consuming SM has stalled. \(D\) determines the minimum number of clock cycles needed by a token through an SC. That number may increase if a receiving SM stalls. Additionally, an SM cannot fire until there are tokens on all of its input ports and bubbles on all of its output ports (patience property). Upon firing, exactly one token is consumed/produced on every input/output port.

The entire simulation flow is depicted in Figure 1 where we obtain our elastic network representation from a partitioning stage that is beyond our scope. We focus in this work on the synthesis stage of elastic networks only. Our synthesis target is SysteMoC [FHT06], a SystemC based
module MAC(int ?a, ?b, !s) {
int i , t , o;
loop {
w1: pause;
t = i ;
o = a ∗t ;
}
||
loop {
w2: pause;
i = i + b;
if (t < 0) {
  s = o;
} else {
  w4: pause;
  if (b>0) s = o + 1;
}
}}

\[
\begin{align*}
\alpha_1: & \quad \text{start} \lor w_1 \Rightarrow \text{next}(w_1) = \text{true} \\
\alpha_2: & \quad \text{start} \lor w_3 \lor w_4 \Rightarrow \text{next}(w_2) = \text{true} \\
\alpha_3: & \quad w_2 \land (t < 0) \Rightarrow \text{next}(w_3) = \text{true} \\
\alpha_4: & \quad w_2 \land \neg(t < 0) \Rightarrow \text{next}(w_4) = \text{true} \\
\beta_1: & \quad w_1 \Rightarrow t = i \\
\beta_2: & \quad w_2 \Rightarrow o = a \times t \\
\beta_3: & \quad w_2 \Rightarrow i = a \times t \\
\beta_4: & \quad w_3 \Rightarrow s = o \\
\beta_5: & \quad w_4 \land (b > 0) \Rightarrow s = o + 1
\end{align*}
\]

\[\begin{array}{c}
s_0: \{\text{start}\} \\
s_1: \{w_1, w_2\} \\
s_2: \{w_1, w_3\} \\
s_3: \{w_1, w_4\}
\end{array}\]

Figure 2: (left) Quartz module MAC, (middle) compiled guarded actions where \(\mathcal{CF}(\alpha_1)\) and \(\mathcal{DF}(\beta_i)\), and (right) generated EFSM.

actor-oriented modeling library. SysteMoC provides both time-triggered and asynchronous data-triggered actor firing options. Hence, it enables gradual refinement of a synchronous model from perfect synchrony to a completely asynchronous actor network model. Our discussion of the synthesis procedure is organized as follows: First, we give in Section 2 the necessary background. Then, we discuss the details of synthesizing SMs and SCs in Section 3. Later, some experimental results based on our implementation are described in Section 4. Finally, we discuss some related work in Section 5.

2. Background

We give in this section the necessary background on synchronous guarded actions and later on actor-oriented modeling using SysteMoC.

2.1. Synchronous guarded actions

Figure 2 depicts an example synchronous module MAC written in the imperative synchronous language Quartz [Sch09] which is the specification language of our Averest framework\(^1\). Module MAC has input variables \(a\) and \(b\), output variable \(s\), and local variables \(i, t, o\). Macro-steps are determined using \texttt{pause} statements which has been assigned \texttt{labels} to show the control-flow of the module. Basically, MAC consists of two infinite loops running in parallel. However, they are running in lock-steps synchronizing at each \texttt{pause}. Quartz syntax of MAC is shown only to provide an intuitive description of how a synchronous model would look like. Compiling MAC using Averest’s Quartz compiler would yield a set of control-flow guarded actions (CGA) and data-flow guarded actions (DGA).

\(^1\)Available at \url{http://www.averest.org}
A guarded action (GA) has the form \( \langle \gamma \Rightarrow \alpha \rangle \), where guard \( \gamma \) is a boolean expression that needs to be satisfied in order for action \( \alpha \) to be executed. We are mostly concerned with assignment actions. An immediate assignment, denoted by \( \langle x = e \rangle \), assigns \( x \) to the evaluated result of expression \( e \) in the current macro-step. A delayed assignment denoted by \( \langle \text{next}(x) = e \rangle \), assigns \( x \) to the value of \( e \) in the current macro-step. However, the assignment is executed in the next macro-step. Note that most synchronous languages can be compiled to guarded actions which makes our characterization of SM behavior in terms of set of CGAs (\( CF \)) and set of DGAs (\( DF \)) a common intermediate format. CGAs differ from DGAs in that their actions are assignments to control-flow labels whereas actions of DGAs assign values to module variables only.

One can represent the behavior of synchronous system with a state machine that has only a single state with \( DF \) attached to it. At each clock tick, all guards \( \gamma \) of DGAs in \( DF \) are evaluated. Then, only the assignments \( \alpha \) that have their guards \( \gamma \) evaluated to \text{true} will be executed. However, we are interested in a more efficient representation, in terms of computation, of the system by only evaluating DGAs that belong to the current synchronous reaction. To this end, we generate an Extended Finite State Machine (EFSM) from the given \( CF \) of the system. Then, each DGA is attached only to the state(s) where it could possibly be executed. An EFSM is formally defined in Definition 3. Figure 2 depicts \( CF, DF \) and the generated EFSM of module MAC. The default starting state is \( s_0 \) where only label \text{start} is set. Each state has been annotated with its control flow labels and its attached DGAs. Note that each state represents a synchronous reaction where all system variables should have a unique value. A reaction to absence should take place for variables that have not been assigned a value by DGAs of the current synchronous reaction. In that respect, variables in Quartz can be either of type \text{memorized} or type \text{event} depending on their required reaction to absence behavior. Memorized variables are assigned their same value in the previous reaction, whereas \text{event} variables take the default value for their data type e.g. \text{false} for booleans.

Definition 3. An Extended Finite State Machine (EFSM) is a tuple \((S, s_0, T, D)\), where \( S \) is a set of states, \( s_0 \in S \) is the initial state, and \( T \subseteq (S \times G \times S) \) is a finite set of transition relations where \( G \) is the set of transition guards. \( D \) is a mapping \( S \rightarrow D \), which assigns each state \( s \in S \) a set of DGAs \( D(s) \subseteq D \) which are executed in state \( s \).

2.2. Actor-oriented modeling in SysteMoC

SysteMoC is used to describe a network graph of communicating actors. Each actor has a set of input ports \( I \) and a set output ports \( O \). Ports have a supported token type e.g. double. An actor’s input port should be connected to the output port of another actor that supports the same token type. The connection is a FIFO that has a configurable size. Actor’s internal states are defined by a set of local variables \( L' \) that are readable and writable only inside the actor. The behavior of the actor is defined by a Firing-FSM (FFSM). Formally,

Definition 4. An actor network graph is a directed bipartite graph \((A, C, P, E)\) containing a set of actors \( A \), a set of channels \( C \), a channel parameter function \( P : C \rightarrow N^\infty \times V^* \) which associates with each channel \( c \in C \) its buffer size \( n \in N^\infty = \{1, 2, 3, \ldots, \infty\} \), and possibly also a non-empty sequence \( v \in V^* \) of initial tokens, and finally a set of directed edges \( E \subseteq (C \times A.I) \cup (A.O \times C) \). The edges are further constrained such that exactly one edge is incident to each actor port and the in-degree and out-degree of each channel in the graph is exactly one.
We discuss in this section the synthesis details of an SM and an SC separately.

3. Synthesis details

3.1. Synthesis of a Synchronous Module

Given an SM defined by \((\mathcal{P}, \mathcal{L}, \mathcal{C}\mathcal{F}, \mathcal{D}\mathcal{F})\), we need to generate its corresponding SysteMoC actor \((\mathcal{P}, \mathcal{L}', \mathcal{F}, \mathcal{R})\). To this end, we need to generate and synthesize the EFSM \((\mathcal{R})\) based on the given \((\mathcal{C}\mathcal{F}, \mathcal{D}\mathcal{F})\). Additionally, we synthesize \(\mathcal{F} = \mathcal{F}_G \cup \mathcal{F}_A\) where each firing action in \(\mathcal{F}_A\) is generated from DGAs of a corresponding state in \(\mathcal{R}\), while \(\mathcal{F}_G\) are generated from transition guards of \(\mathcal{R}\).
Finally, actor variables have to be synthesized such that $L' = L \cup L_E$ where $L_E$ are extra variables required to handle the semantic mismatch between the two different MoCs e.g. output variables are writable only in actors whereas they are both readable and writable in synchronous guarded actions. Details of SM synthesis have been briefly discussed here. We refer to [Ben13] for complete details including code generation templates.

Our EFSM generation algorithm proceeds by evaluating (to a boolean canonical form) all guards of $CF$ based on the label variable environment of current state. Then, a subset $CF'$ is defined such that its guards didn’t evaluate to $\text{false}$ in the previous step. Later, $CF'$ goes through $\text{case discrimination}$ to identify the variable environment of each of the next state(s) to be visited. The algorithm starts with the label environment of the initial state, i.e., only label $\text{start}$ is assigned value $\text{true}$. Attaching DGAs to a state is done by evaluating all guards of $DF$ based on the state’s label environment and attaching the corresponding subset $DF'$ with guards that were not reduced to $\text{false}$. As for actor variable $L'$, we provide in Table 1 a summary of the generated variables. The rationale behind that will get clearer next in our discussion of firing action generation.

<table>
<thead>
<tr>
<th>Variable flow</th>
<th>Variable type</th>
<th>Generated variables</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input</td>
<td>Memorized</td>
<td>Port variable only.</td>
</tr>
<tr>
<td></td>
<td>Event</td>
<td>Port variable only.</td>
</tr>
<tr>
<td>Output</td>
<td>Memorized</td>
<td>Port variable and local carry variable.</td>
</tr>
<tr>
<td></td>
<td>Event</td>
<td>Port variable, a local carry variable, and a flag variable.</td>
</tr>
<tr>
<td>Local</td>
<td>Memorized</td>
<td>A local direct variable, a local carry variable, and a flag variable.</td>
</tr>
<tr>
<td></td>
<td>Event</td>
<td>A local direct variable, a local carry variable, and a flag variable.</td>
</tr>
</tbody>
</table>

Table 1: Synthesizing variables of a synchronous module.

An actor firing action proceeds in two phases, namely, immediate and delayed. In the immediate phase, (1) the reaction to absence for all variables of type $\text{event}$ are executed and flags of delayed assignments are checked to be executed. To this end, all local variables and output variables of type $\text{event}$ should have a boolean flag that is set when a delayed value is available from previous reaction to be assigned. (2) immediate guarded actions are ordered and executed, (3) by this time, all variable values in the current reaction are known and output values can be propagated on ports. The delayed phase can now proceed where (1) DGAs writing to local variables are executed first. However they are rewritten such that writing is done to a $\text{carry}$ variable and not to the actual $\text{direct}$ variable. That is because the current value of local variables might be used by transition guard functions $F_G$ to determine the next transition. Finally, (2) DGAs writing to output variables are ordered and executed.

**Definition 6. Guarded action dependencies:** let $G = \langle \gamma \Rightarrow x = \tau \rangle$ be a guarded action where $\gamma$ is the boolean guard, $x$ is the variable assigned a value, and $\tau$ is an expression. Let $\text{FV}(\tau)$ be the set of free variables in expression $\tau$. We define the following:

$$\text{rdVars}(\gamma \Rightarrow x = \tau) = \text{FV}(\gamma) \cup \text{FV}(\tau)$$
$$\text{wrVars}(\gamma \Rightarrow x = \tau) = \{x\}$$
$$\text{rdVars}(\gamma \Rightarrow \text{next}(x) = \tau) = \text{FV}(\gamma) \cup \text{FV}(\tau)$$
$$\text{wrVars}(\gamma \Rightarrow \text{next}(x) = \tau) = \{x\}$$

**Definition 7. Guarded actions order:** for guarded actions $G_1$ and $G_2$, we say that $G_1 < G_2$ iff $\text{wrVars}(G_1) \subseteq \text{rdVars}(G_2)$. 
Figure 4: Actor model of a Channel Buffer (CB). Channel buffers are chained with smoc_fifo to build a synchronous channel where each CB contributes to a delay of one clock cycle.

We provide a partial order relation on guarded actions in Definitions 6 and 7. Ordering of guarded action in immediate and delayed phases requires finding a total (sequential) order for DGAs based on the analyzed partial order. In that regard, a topological sorting is done such that for each two DGAs where $G_1 < G_2$: $G_1$ should appear before $G_2$ in the immediate phase (RAW dependency) and $G_1$ should appear after $G_2$ in the delayed phase (WAR dependency). Consider for example DGAs of state $s_i$ in Figure 2. DGA (RAW) ordering in the immediate phase should be $\beta_3$, $\beta_1$, and $\beta_2$. However, no delayed assignments exist in $s_i$. Therefore, the delayed phase shall be empty in its firing action.

3.2. Synthesis of a Synchronous Channel

We now consider the synthesis of an SC defined by tuple $(sP, dP, D, C)$. Note that it is important for us to make SMs completely independent of their communication over their SCs. In that way, we can reuse generated SM code and simulate them with different SC configuration of $D$ and $C$. Unfortunately, SysteMoC supports only one FIFO type for communication between actors which is defined in the class smoc_fifo. A smoc_fifo can be considered as an SC that has zero delay i.e. $D = 0$. Therefore, we had to simulate the clock cycle delay on an SC by introducing Channel Buffers (CB). Basically, a CB is a basic SysteMoC actor that has the sole purpose of delaying its input by one clock cycle. Therefore, to model an SC with delay of $D$ clock cycles, we need to generate a chain of $D$ number of CBs connected by smoc_fifo.

The actor model of a CB is depicted in Figure 4. Required storage capacity $C$ of the SC can be distributed among smoc_fifo in the chain. Our arrangement separates SC delay $D$ from SC capacity $C$ which are implemented by CB and smoc_fifo respectively. Note that an CB is essentially a single C++ template class in the generated source code. Hence, the C++ compiler would instantiate as many classes as needed depending on the declared SC token type $T$. Note that it is also possible to implement different $D$ and $C$ of an SC using a single complex CB instead of our chain of simple CBs. However, the C++ compiler will then need to instantiate a different C++ class for each different combination of $D$, $C$ and $T$ which may result in a larger executable. Note also that asynchronous communication can be modeled using a single CB that has its clock period set to arbitrary time period rather than to the main clock period as in synchronous channels.
4. Experimental results

We have developed a synthesis library that is capable of generating code for most features of Quartz including all of its data types. The library was developed in F#.NET and it has about 3900 Lines of Code (LoC). We took advantage of the data types already supported by SystemC. e.g., bitvectors (sc_bv) were elegantly mapped to their Quartz counterparts. Synthesis of aggregate data types (tuples) was also straightforward by mapping them to C++ structs. We also supported `assert` statement generation to make sure that the original specifications are not violated at runtime, e.g., out-of-bound array accesses. We consider here a simple partitioning strategy where the synchronous system is partitioned to two modules, namely, one that provides input stimuli (driver) and another that reacts based on that input (main). Therefore, the resulting actor network consists of two actors representing two SMs. Example results of the experimentations conducted on different benchmarks is given in Table 2. We list the example alongside, the time required to generate code for it on a standard PC, the effective number of LoC, the number of canonicalized boolean expressions during EFSM generation, and the total number of states in the EFSM. Number of canonicalized boolean expressions is listed since its the most expensive operation in terms of required computation.

<table>
<thead>
<tr>
<th>Model</th>
<th>Time</th>
<th>LoC</th>
<th>Boolexps</th>
<th>States</th>
</tr>
</thead>
<tbody>
<tr>
<td>Heron Sqr Root</td>
<td>0.1 s</td>
<td>462</td>
<td>11</td>
<td>3</td>
</tr>
<tr>
<td>Cruise Control</td>
<td>1 s</td>
<td>1266</td>
<td>335</td>
<td>11</td>
</tr>
<tr>
<td>SHA (Basic)</td>
<td>3 s</td>
<td>5076</td>
<td>553</td>
<td>60</td>
</tr>
<tr>
<td>SHA (Optimized)</td>
<td>12 s</td>
<td>38012</td>
<td>7301</td>
<td>163</td>
</tr>
</tbody>
</table>

The tested benchmarks were Heron (Newton) square root algorithm, a simple car cruise control model, and an implementation of the SHA2-256 hashing algorithm. Thanks to the robust support for bitvectors in SystemC, we have not had any problem in synthesizing the SHA2 model, although it utilizes some sophisticated bitvector operations. SHA2 model was implemented in two versions, a basic version that maps the standard directly and uses all 64 scheduling values $W$, and an optimized version that starts hashing a block as soon as a hash word has been received. It uses the last 16 scheduling values only which is typical for commercial cores. The optimized version has more states since it requires more control. The generated code is then compiled using `g++` and linked against SysteMoC, SystemC and some Boost libraries. Note that generated LoC depends on the number of states in the EFSM and the number of DGAs attached to each state. Comparing basic and optimized SHA2 implementations reveals that LoC figure grows rapidly due to increased number of DGAs per state. That issue should be handled by a smarter scheme for DGA code sharing between different firing actions. We leave that for a future work.

5. Related work

Brandt et al. [BGS10] considered the synthesis of a non-partitioned synchronous system represented by guarded actions to SystemC directly. In contrast, we discussed the synthesis of distributed synchronous specifications to SysteMoC. Halbwachs et al. [HM06] discussed a method
for simulating asynchronous tasks in Lustre. Their implementation was based on SCADE, which is the commercial Lustre tool. This work is concerned instead with the refinement and simulation of synchronous models using open source libraries. Generally, there is not much work in the area of synchronous language synthesis for simulation purposes. We note that it is important to preserve the control states of SMs for better analyzability. Hence, system partitioning schemes that convert a synchronous model directly to a asynchronous one, e.g. Baudisch et al. [BBS10], are not suitable for elastic network representation.

6. Conclusion

We discussed in this work a semantics-preserving synthesis procedure for elastic networks. That enables a large body of theoretical work on synchronous system distribution, e.g. endo/isochrony, to be exercised and improved. It also makes it possible to gradually refine a synchronous model from perfect synchrony to a completely asynchronous actor network model. Additionally, analysis developed for actor networks like [FZK+10] can be utilized in the refined synchronous model. We think that our synthesis procedure is a step towards combining both MoCs in a formal model-based design flow that can potentially have better analyzability and expressiveness. For example, designers can benefit from the composability of synchronous models and combine it with the mapping and scheduling properties of data-flow actor models to generate safety-critical multi-processor software.

Acknowledgment

We would like to thank Joachim Falk of the HW/SW Co-Design group at Erlangen-Nuremberg University for providing us with SysteMoC 1.0 beta version. This version supports clock synchronization and it is still not publicly released to the time of this writing.

References


